

REC'D 03 JUN 2005

PCT/EP 03/50895  
107537895

27. 11. 03



Europäisches  
Patentamt

European  
Patent Office

Office européen  
des brevets

#2

REC'D 09 FEB 2004

WIPO

PCT

Bescheinigung

Certificate

Attestation

Die angehefteten Unterla-  
gen stimmen mit der  
ursprünglich eingereichten  
Fassung der auf dem näch-  
sten Blatt bezeichneten  
europäischen Patentanmel-  
dung überein.

The attached documents  
are exact copies of the  
European patent application  
described on the following  
page, as originally filed.

Les documents fixés à  
cette attestation sont  
conformes à la version  
initialement déposée de  
la demande de brevet  
européen spécifiée à la  
page suivante.

Patentanmeldung Nr. Patent application No. Demande de brevet n°

02292978.0

## PRIORITY DOCUMENT

SUBMITTED OR TRANSMITTED IN  
COMPLIANCE WITH RULE 17.1(a) OR (b)

Der Präsident des Europäischen Patentamts;  
Im Auftrag

For the President of the European Patent Office

Le Président de l'Office européen des brevets  
p.o.

R C van Dijk

BEST AVAILABLE COPY



Anmeldung Nr:  
Application no.: 02292978.0  
Demande no:

Anmeldetag:  
Date of filing: 03.12.02  
Date de dépôt:

Anmelder/Applicant(s)/Demandeur(s):

MOTOROLA, INC.  
1303 East Algonquin Road  
Schaumburg, IL 60196  
ETATS-UNIS D'AMERIQUE

Bezeichnung der Erfindung/Title of the invention/Titre de l'invention:  
(Falls die Bezeichnung der Erfindung nicht angegeben ist, siehe Beschreibung.  
If no title is shown please refer to the description.  
Si aucun titre n'est indiqué se referer à la description.)

Arrangement, phase locked loop and method for noise shaping in a phase-locked loop

In Anspruch genommene Priorität(en) / Priority(ies) claimed /Priorité(s)  
revendiquée(s)  
Staat/Tag/Aktenzeichen/State/Date/File no./Pays/Date/Numéro de dépôt:

Internationale Patentklassifikation/International Patent Classification/  
Classification internationale des brevets:

H03L/

Am Anmeldetag benannte Vertragstaaten/Contracting states designated at date of  
filing/Etats contractants désignées lors du dépôt:

AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LI LU MC NL PT SE SI SK

ARRANGEMENT, PHASE LOCKED LOOP AND METHOD FOR NOISE  
SHAPING IN A PHASE-LOCKED LOOP

5 **Field of the Invention**

This invention relates to fractional-n frequency synthesizer systems that employ Phase-Locked-Loops (PLLs).

10

**Background of the Invention**

15 In the field of this invention it is known that a fractional-N PLL implemented for GSM (Global System for Mobile telecommunications) standards employs a sigma-delta modulator such as the Multi Accumulators noise Shaping (MASH) II or MASH III architecture. These systems were first described in the IEEE paper: "A multiple  
20 modulator fractional divider", May 1990 by B. Miller and B. Conley. Such systems provide a corrected quantization noise spectrum shape for a synthesised non-modulated frequency.

25 Modern radios use fractional-N PLLs to synthesize the carrier frequency of the radio, as shown in the circuit of FIG. 1. A reference signal is synthesized from a stable and known reference frequency 10. This is fed to a voltage controlled oscillator (VCO) 40 via a phase-  
30 frequency detector (PFD) 20 and a loop filter 30. The VCO 40 outputs a carrier signal according to its tuning voltage. Control of the tuning voltage is achieved by a

feedback loop which provides a feedback signal to the PFD 20 via a multi modulus divider (MMD) 50, which in turn is controlled by a digital sigma-delta modulator 60 coupled to receive a digital number 70 indicating the frequency location of a carrier.

The PFD 20 compares the phases between the reference frequency 10 and the feedback signal, which is the output of the VCO 40 after being divided. Finally, the loop filter 30 (a low-pass filter) smoothes the output of the PFD 20 and provides it to the VCO 40. In locked conditions, both inputs to the PFD 20 have the same frequency and phase.

Therefore, the frequency synthesized is a multiple of the reference frequency 10, controlled by the digital sigma-delta modulator 60 that drives the MMD 50. The loop dynamic, principally defined by the loop filter 30, has the ability to average the division ratio. Therefore if the MMD 50 is modulated fast enough by the digital sigma-delta modulator 60, the frequency synthesized is a fractional multiple of the reference frequency 10.

There are a wide range of techniques that modulate the MMD 50 to provide the desired average division ratio. The main drawback of these known techniques is the quantization noise injected into the loop. Much effort has been expended to provide arrangements which reduce the amount of noise added and several solutions have been proposed using sigma-delta modulators which attempt to overcome this major problem.

Such arrangements perform noise shaping in the form of a high pass characteristic that is removed from the low-pass loop filter 30. The MASH III structure is popularly used due to its ability to generate shaped quantization  
5 noise.

A problem with this known arrangement is that removing the quantization noise implies constraints on the loop filter bandwidth that reduce the loop lock time and  
10 enlarges the modulation phase error when performed through the modulator.

Furthermore, implemented in a frequency synthesizer for GSM standards, this limitation degrades the direct  
15 modulation phase error and reduces the PLL lock time. A further known arrangement, the MASH IV structure, can mathematically reach the desired performance criteria, but provides an output range twice that of the MASH III structure. Therefore, the loop non-linearity is exercised  
20 twice and degrades performance by increasing the overall phase noise.

A need therefore exists for a fractional-n PLL frequency synthesizer wherein the abovementioned disadvantage(s)  
25 may be alleviated.

#### **Statement of Invention**

30 In accordance with a first aspect of the present invention there is provided an arrangement as claimed in claim 1.

In accordance with a second aspect of the present invention there is provided a phase locked loop as claimed in claim 8.

5

In accordance with a third aspect of the present invention, there is provided a method as claimed in claim 9.

10 Preferably the second order sigma-delta modulator is arranged with one or more complex conjugate pairs of zeros. The frequency location of the one or more complex pair of zeros is preferably a selected one of substantially 365kHz and substantially 518kHz.

15

The feedback path output of the first order sigma-delta modulator received by the second order sigma-delta modulator is preferably scaled by a factor of substantially one quarter and preferably accumulators of  
20 the first order and second order sigma-delta modulator respectively have the same bit-size.

Preferably the arrangement further comprises a delay block coupled between the output of the first order  
25 sigma-delta modulator and the combination means.

The combination means preferably includes scaling means coupled to scale the second order quantized output of the second order sigma-delta modulator by a predetermined  
30 scaling factor. Preferably the predetermined scaling factor is substantially  $2^{-22}$ .

Preferably the phase locked loop is a fractional-n phase locked loop frequency synthesizer.

In this way an arrangement, phase locked loop and method  
5 for noise shaping in a phase locked loop are provided, such that quantization phase noise may be lowered, the PLL loop bandwidth may be increased, modulation phase error may be reduced and PLL locking speed increased.

10

#### **Brief Description of the Drawings**

One an arrangement, phase locked loop and method for noise shaping in a phase locked loop incorporating the  
15 present invention will now be described, by way of example only, with reference to the accompanying drawings, in which:

FIG. 1 is a block schematic diagram illustrating a  
20 Fractional-N phase locked loop synthesizer;

FIG. 2 is a block schematic diagram illustrating mathematically the performance of a first order sigma-delta modulator;

25

FIG. 3 is a block schematic diagram illustrating mathematically a z-transform of a first order sigma-delta modulator;

30 FIG. 4 is a graphical diagram illustrating pole and zero positions;

FIG. 5 is a block schematic diagram illustrating a third order noise shaper with spectral notch;

5 FIG. 6 is a block schematic diagram illustrating a second order sigma-delta with notched spectrum;

FIG. 7 is a block schematic diagram illustrating detail structure of the third order noise shaper; and,

10 FIG. 8 is a graph showing frequency offset versus phase noise for a prior art arrangement and the arrangement of FIG. 7 respectively.

15 **Description of Preferred Embodiment(s)**

Referring to FIG. 2, there is shown a block diagram illustrating the mathematical behaviour of a sigma-delta modulator of first order, derived from an integrator 120 followed by a one-bit quantizer 130.

25 The integrator 120 sums an input value X (100) by its previous one, via delay block 128 and summation block 125. The signal at node 122 is a ramp that has a slope proportional to the input value X (100). The quantizer 130 provides a quantized output Y (140). When the integrator reaches the quantization threshold at block 138, the quantized value is removed from the integrator input by block 110. The quantization noise is the difference between the sigma-delta output and the integrator input. It is therefore symbolized by an



injection of quantization noise  $E$  (135). The following time domain equation is derived from FIG. 2:

$$Y(t) = X.(t-\tau) + \frac{dE(t)}{dt} \quad (1)$$

5

Therefore the system response is the delayed input added with the derivative of its quantized noise.

Referring now also to FIG. 3, there is shown a block  
10 schematic diagram showing the  $z$ -transform domain of the frequency response of this first order system. An input signal  $X$  (200) is combined with a feedback signal at summation block 210. An integrator 220 and a quantizer 230 then operate on the output of the summation block  
15 210. The quantizer 230 includes quantization noise  $E$  (235), and provides an output  $Y$  (240).

This gives the frequency domain analysis behaviour equation:

20

$$Y = Xz^{-1} + E(1-z^{-1}) \quad (2)$$

Equation 2, simply stated, says that the output  $Y$  is the image of the input  $X$  (delayed because of the process  
25 time) added with the quantization noise multiplied by the factor  $(1-z^{-1})$ .

This factor is re-written as equation (3) to find its pole and zero location. As can be seen, there is a pole at 0 and a zero at 1. In terms of frequency, there is a  
30 zero at DC.

$$1 - z^{-1} = 0 \equiv \frac{z-1}{z} = 0 \quad (3)$$

Those positions can be drawn on a unity circle. In this configuration, the quantization noise is pushed away from the DC value. A third order noise shaper with notched spectrum may be used to locate the two other zeros as complex conjugate pair such that the remaining output is real. Furthermore, this would provide a signal that has a mean value corresponding with the input signal  $X$ .  
Consequently, the zeros at DC should remain.

Referring now also to FIG. 4 there is shown a unity circle demonstrating such a configuration of the unity poles and zeros. Three poles 250 are located at the centre of the unity circle. A first zero 260, is located on the circumference of the circle where it intersects the positive real axis, and is therefore entirely real. Second and third zeros 270 and 275 respectively form a complex conjugate pair either side of the first zero 260, such that the overall output remains real.

In order to provide the poles and zeros plotted in FIG. 4, a noise shaper is realized with a single first order sigma-delta modulator cascaded with a second order modulator having a conjugate pair of zeros in such way that the quantization noise of the first module is cancelled by the second module. Referring now to FIG. 5 there is shown a noise shaper which performs this function. An input signal  $X$  (300) is provided to a first order sigma-delta modulator 310. A second order sigma-delta modulator 330 is coupled to the first order sigma-

delta modulator 310 and receives an output signal 305 therefrom, which contains phase noise  $E_1$ . The first order sigma-delta modulator 310 is further coupled to provide an output  $Y_1$  (315) to block 320. Block 320 provides an  
5 output A (325) to a summation block 350.

Similarly the second order sigma-delta modulator 320 is coupled to provide an output  $Y_2$  (335) to block 340. Block 340 provides an output B (345) to the summation block  
10 350. The summation block then combines output A (325) with output B (345) to derive output  $Y_3$  (360).

In this way the module of first order is delayed by one sampling period and the output of the second order module  
15 is derived once. The transfer function of FIG. 5 will be more fully described below.

The frequency domain behaviour is derived from the  $z$ -like equation of a second order sigma-delta modulator having a  
20 conjugate pair of zeros.

$$Y = X.z^{-1} + E.(z - re^{j\theta}).(z + re^{-j\theta}).z^{-2} \quad (4)$$

where  $r$  and  $\theta$  are the vector magnitude and angle of both zeros respectively.

25 From the trigonometric rules, the following relationship arises:

$$Y = X.z^{-1} + E.(z^2 - 2rz.\cos\theta + r^2).z^{-2} \quad (5)$$

The couple of zeros have to be on the unity circle in  
30 order to not scale the generated signal. Thus,  $r=1$  and equation (5) can be re-written as

$$Y = X.z^{-1} + E.(z^2 - 2z.\cos\theta + 1).z^{-2} \quad (6)$$

A real system cannot lead a signal but only lag it; that is why  $E$  has been factorized by  $z^{-2}$ ; consequently  
 5 equation (6) becomes

$$Y = X.z^{-1} + E.(1 - 2z^{-1}.\cos\theta + z^{-2}) \quad (7)$$

With the notch position defined by  $\theta$ , which is given by

$$\theta = 2\pi \frac{f}{f_s} \quad (8)$$

where  $f_s$  is the sampling frequency.

10

From equation 7, the schematic of the second order modulator may be plotted. Referring now also to FIG. 6, there is shown such a schematic. An input signal  $X$  (400) is fed to a summation block 410. A first time-domain  
 15 function block 420 represents the modulator function to be performed on the input signal  $X$  (400). The quantizer 430 is coupled to receive an output from the first function block 420, and provides an output  $Y$  (440). A second function block 450 provides a feedback function,  
 20 the results of which are fed back via the summation block 410.

Referring again to FIG. 5, the overall transfer function is analyzed as follows:

25

The signal at branch  $A$  is derived from (2),

$$A = X.z^{-2} + E_1.(z^{-1}.z^{-2}) \quad (9)$$

The signal branch  $B$  from (7) where the input of the second module is the quantified noise of the first one,

30

$$B = \{-E_1.z^{-1} + E_2.(1 - 2z^{-1}\cos\theta + z^{-2})\}(1 - z^{-1}) \quad (10)$$

After reduction,

$$B = -E_1(z^{-1} - z^{-2}) + E_2(1 - 2z^{-1} \cos \theta + z^{-2})(1 - z^{-1}) \quad (11)$$

5 The sum of both branches  $A$  and  $B$  produces

$$Y_3 = X.z^{-2} + E_2(1 - 2z^{-1} \cos \theta + z^{-2})(1 - z^{-1}) \quad (12)$$

The quantization noise of the first order sigma-delta is cancelled and the remaining one is provided from the  
10 second order system having the three zeros as defined in FIG. 4.

It will be appreciated that the above design may be easily implemented in a digital circuit in a way that is  
15 re-usable and safe. Furthermore, such a circuit has an area and drain current equivalent to those of the MASH III architecture.

A digital implementation must be able to accurately  
20 define the system structure with simple functions that can be implemented with a digital library such as delays, adders and gains. The delay functions are performed with flip-flops, the adders with gates and the gains by selecting and connecting appropriate elements of the  
25 signal path(s).

Referring now to FIG. 7, there is shown a structure derived from the functions described above with respect to FIG. 5, which includes a first order sigma-delta  
30 modulator 500, a delay block 510, a second order sigma-delta modulator 520, and a combination block 530.

The first modulator 500 has an accumulator 504 with two outputs: a single 1-bit carry and the sum of both inputs coupled to receive an input signal X (502) and the delayed sum (508). The 1-bit carry performs a 1-bit  
5 quantization which is sufficient for the first modulator 500 because it is of first order. The carry generates a stream of 0 or 1 values with the mean value being the input X (502).

10 In this embodiment, the accumulator 504, is of 24 bit size in order to get an accurate and narrow frequency step, with spurious components spread throughout the frequency band. Hence, the digital unity weight is  $2^{24}$ . The natural overflow of the accumulators creates the  
15 quantizer function of the quantizer 504, and thus no hardware components are required for its implementation. A delay element 506, typically implemented using a flip-flop, provides a delayed feedback signal 508 from the sum output of the quantizer 504 back to its input.

20 The delay block 510 comprises two delay elements 512 and 514, coupled in series to receive the carry output from the quantizer 504, for providing a delayed first order output signal.

25 The second order sigma-delta modulator 520 has a second order quantizer 524, which provides an output ranging from -1 to +2. The quantizer 524 is therefore signed and of 2 bits (4 levels), and the overall implementation is  
30 also signed. This function is implemented by means of a look-up table. With 24 bit accumulators and 2-bit quantizer, the quantized unity has a weight of  $2^{22}$ . The

weight difference between both modulators creates a mismatch that is corrected by scaling the input to the modulator 520 by a quarter, via scaling block 521. In this way the quantization noise  $E_1$  present in feedback  
5 path signal 508 is divided by four upon entering the second order modulator 520.

An adder 522 of the second order modulator 520 has inputs which are signed numbers. Therefore, the adder 522 is  
10 designed with gates in such way that its output provides no carry and can be normalized on 24 bits.

A first positive input to the adder 522 is coupled to receive the scaled feedback path signal 508 from the  
15 first order modulator 500 via the scaling block 521.

The output of the adder 522 is coupled via delay element 523 to the quantizer 524, from which a second order quantized output is derived.

20

A second positive input to the adder 522 is provided from  
the second order quantized output of the quantizer 524;  
delayed via a delay element 528.

25 A third positive input to the adder 522 is provided from the input to the quantizer 524, via scaling block 526, to be further described below.

A first negative input to the adder 522 is provided from  
30 the quantized output of the quantizer 524, via scaling block 527, to be further described below.

A second negative input to the adder 522 is provided from the input to the quantizer 524, via delay element 525.

5 The combination block 530 performs derivation, scaling and summation of the outputs of the first and second order modulators 500 and 520 respectively. The second order quantized output and the delayed second order quantized output of the second order modulator 520 are scaled by a factor of  $2^{-22}$  via scaling blocks 532 and 534  
10 respectively in order to provide the correct range of output values, namely from -3 to +4 for this particular implementation.

The delayed first order output signal (from the delay block 510) is combined with the second order output signal (from the scaling block 532) and the delayed second order output signal (from the scaling block 534) at adder 535, from which a combined output Y (540) is derived.

20 The scaling blocks 526 and 527 are both arranged to provide a  $2.\cos\theta$  scaling factor, the effective gain being determined by the desired frequency notch.

25 For example, a desired frequency around 365KHz is performed with a  $2.\cos\theta=1.9922$ , which is equivalent in binary to  $(1.1111111)_2$  sampling at a rate of 26MHz. This function is realized with a single subtraction in verilog.

30 
$$2.\cos\theta = (2 - 2^{-7}) \quad (19)$$



Furthermore with a GMSK modulation for GSM standards the notch placed at 518KHz is judicious and easily implemented with a clock at 26 MHz because of the relationship:

5 
$$2.\cos\theta=(2-2^{-6}) \quad (20)$$

In addition, the same look-up table can perform the quantized function and process the second digital gain at the quantizer output.

10

Referring now to FIG. 8 there is shown a graph of frequency offset versus phase noise of a prior art Fractional-N MASH 3 arrangement (line 610) and a Fractional-N 368kHz notch arrangement according to the  
15 above embodiment (line 620).

The line 620 of the graph of FIG. 8 was obtained by measuring the phase-noise generated at a VCO output using a loop filter of third order with a cut-off frequency of  
20 200kHz, a reference frequency of 26MHz and a charge-pump and VCO gain of 2mA and 20MHz/V respectively, for a synthesised frequency of 940MHz.

The GSM specifications are shown by line 630. As can be  
25 seen, the line 620 remains at a greater distance from the line 630 than the line 610.

In this way a digital sigma-delta modulator is provided that shapes its quantization noise in a way that better  
30 fits the modulation mask specifications.

The present invention therefore allows a new quantization noise shape of third order to be obtained, allowing the loop bandwidth to be increased and the phase noise specifications to be reached. It therefore permits direct  
5 modulation to be performed with a lower phase error, and speeds up the PLL lock.

It will be appreciated by a person skilled in the art that alternative embodiments to that described above are  
10 possible. For example, the frequencies mentioned above are examples only, and other applications or requirements are obviously envisaged.

An alternative embodiment can implemented in a  
15 TERrestrial Trunked RADio (TETRA) standard frequency synthesiser. With  $\pi/4$ - Differential Quadrature Phase Shift Keying (DQPSK) modulation being performed with respect to the PLL, the loop bandwidth needs to be large enough to meet the phase error requirements. In the prior  
20 art this is typically at the expense of increased phase noise. The present invention mitigates this problem.

Furthermore, the precise implementation details and components may differ from those described above, such as  
25 the D-type flip-flops, which could be replaced with other delay means.

## Claims

1. A noise shaping arrangement for a phase locked loop, the arrangement comprising:
  - 5 a first order sigma-delta modulator (500) arranged to provide a first-order quantized output and a feedback path output (508);
  - a second order sigma-delta modulator (520) coupled to receive the feedback path output (508) from the first
  - 10 order sigma-delta modulator (500) and arranged to provide a second order quantized output; and
  - combination means (530) arranged to combine the first and second order quantized outputs to provide a combined third order quantized output (540),
  - 15 wherein the combined third order output provides noise shaping with a frequency notch spectrum.
2. The arrangement of claim 1 wherein the second order sigma-delta modulator is arranged with one or more
- 20 complex conjugate pairs of zeros (270, 275).
3. The arrangement of claim 2 wherein the frequency location of the one or more complex pair of zeros is a selected one of substantially 365kHz and substantially
- 25 518kHz.
4. The arrangement of any preceding claim where the feedback path output of the first order sigma-delta modulator received by the second order sigma-delta
- 30 modulator is scaled (521) by a factor of substantially one quarter and wherein accumulators of the first order

(504) and second order (522) sigma-delta modulator respectively have the same bit-size.

5. The arrangement of any preceding claim, further  
5 comprising a delay block (506) coupled between the feedback output of the first order sigma-delta modulator and the combination means.

6. The arrangement of any preceding claim wherein the  
10 combination means (530) includes scaling means (532, 534) coupled to scale the second order quantized output of the second order sigma-delta modulator by a predetermined scaling factor.

15 7. The arrangement of claim 6 wherein the predetermined scaling factor is substantially  $2^{-22}$ .

8. A phase locked loop incorporating the noise shaping arrangement of any preceding claim.

20

9. A method for noise shaping in a phase-locked loop, the method comprising the steps of:

providing a first order quantized output from a first order sigma-delta modulator (500);

25 providing a second order quantized output from a second order sigma-delta modulator (520) coupled to receive a feedback path output (508) from the first sigma-delta modulator (500);

combining (530) the first and the second order quantized  
30 outputs to provide a combined third order quantized output (540),

wherein the combined third order output provides noise shaping with a frequency notch spectrum.

10. The arrangement, phase locked loop or method of any  
5 preceding claim wherein the phase locked loop is a  
fractional-n phase locked loop frequency synthesizer.

**Abstract**

ARRANGEMENT, PHASE LOCKED LOOP AND METHOD FOR NOISE  
SHAPING IN A PHASE-LOCKED LOOP

5

(with reference to FIG. 7)

A noise shaping arrangement for a phase locked loop includes a first order sigma-delta modulator (500)  
10 arranged to provide a first-order quantized output and a feedback path output (508). A second order sigma-delta modulator (520) is arranged to receive the feedback path output (508) and provides a second order quantized output. A combination block (530) combines the first and  
15 second order quantized outputs to provide a combined third order quantized output (540), which provides noise shaping with a frequency notch spectrum. In this way a new quantization noise shape of third order is provided, such that quantization phase noise may be lowered, the  
20 PLL loop bandwidth may be increased, modulation phase error may be reduced and PLL locking speed increased.




FIG. 1  
PRIOR ART




FIG. 2






FIG. 3




FIG. 4




FIG. 5





FIG. 6



11




FIG. 8

28 November 2002

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☐ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☒ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**